Extensive computer simulation shows that when silicon npn bipolar junction transistor (BJT) is used, this scheme enables us to make both 0 opt and G max points near to 50 , in addition to the simultaneous noise and input power matching. In addition, it has all the advantages of negative feedback such as stability, wider bandwidth, and insensitivity against parameter variation.
I. INTRODUCTION
The low-noise amplifier (LNA) is one of the most important building blocks in the front end of a telecommunication system. It determines the noise figure and input voltage standing-wave ratio (VSWR) of the overall system because the first block signal fed from the antenna which it meets is the LNA. Thus, in order to improve the noise figure and input VSWR of the overall system, an LNA is required to have simultaneous low noise figure, high gain, and low-input VSWR.
When designing LNA's with a common-source single-gate FET (CSSG FET), it is well known that the noise matching for achieving the NF min (minimum noise figure) has resulted in high input VSWR. This is because the 0opt (optimum noise-match source reflection coefficient) is usually very different from the G max (maximum available power gain-match (MAPG) source reflection coefficient). So, some tradeoffs between noise figure, gain, and input VSWR are needed [1] .
If, however, we can make 0 opt and G max coincident, NF min (maximum power gain) and low VSWR can be simultaneously achieved. To achieve this aim, research have been done [1] - [4] . This paper proposes that the noise and the gain, and the input/output matching can be simultaneously achieved with good stability and wide bandwidth by combining the inherent advantages of the cascode and resistive-shunt feedback. This technique is more suitable for monolithic form than for hybrid because the device impedance level can be chosen at will by changing the gate size, thus the high-quality feedback resistance is easily available. The basic theory for this matching phenomenon is explained in Section II, with comparison to other LNA topologies described in Section III. The experimental result and conclusion are given in Sections IV and V, respectively.
II. BASIC THEORY
The basic schematic diagram of cascode-feedback LNA (CFLNA) consisting of cascoded MESFET's, resistive shunt feedback, and input/output matching networks is shown in Fig. 1 , and uses several advantages of cascode and shunt feedback. Firstly, cascode-connected FET's provide much higher gain than CSSG FET's. Secondly, input and output matching can be done almost independently owing to much smaller S12, which makes input/output tuning easier. Thirdly, shunt feedback gives much better stability. Finally, and most importantly, the simultaneous matching of 0 opt and G max can be achieved by judiciously choosing the value of the feedback resistance. Fig. 2 shows the impedance/admittance map of 0 opt , G max , and S 11 of the CFLNA as a function of the feedback resistance at 4.5 GHz.
The active device is 0.5 m 2 300 m (75 m 2 4 fingers) GaAs MESFET from Samsung microwave semiconductor (SMS) foundry.
The cutoff frequency f T of this device is about 24 GHz. EEsof's Libra was used for simulation and circuit design throughout this paper. The characteristic impedance Z0 is assumed to be 50 unless stated otherwise.
It is very interesting to note that even in the case of very large feedback resistance, which is more than 20 times (>1000 ), the characteristic impedance Gmax changes significantly, while 0opt and S 11 remains almost unchanged as the value of feedback resistance varies. As the feedback resistance decreases (or feedback quantity increases), Gmax moves closer to 0opt and finally coincides with it. That is, only the susceptance part of G max changes considerably with decrease of the feedback resistance, while the conductance part moves along the constant conductance circle. This means that the simultaneous noise and input power matching is possible without added noise from the feedback resistance because of its large value. This is the key idea of this paper. In case of the feedback resistance that is less than about 1000 ; the moving of Gmax is similar to those of 0 opt and S 3
11 . This, however, is not of much practical use because the gain becomes too small and the noise generated from the relatively small feedback resistance increases the NF min of CFLNA considerably. This is quite an unique and remarkable characteristic that the CF has. The resistive-shunt feedback circuit using CSSG FET does not have this property. Our theoretical analysis for CFLNA shows that constant conductance region of G max occurs when B = f T =f is around 5 [6] . In the case of B < 5, the input conductance increases as the feedback resistance decreases. In the case of B > 5, the input conductance decreases to a certain point and starts to increase again as the feedback resistance decreases, as shown in Fig. 3 m GaAs MESFET with 24 GHz of f T . The values of the feedback resistance are chosen at 400, 800, 1.7000, 2000, 3000, 4000, and 5000 , respectively. Note that as the feedback resistance decreases from 5000 to 400 , both 0opt and S 11 points move toward the center of the Smith chart, but the Gmax point changes quite dramatically from S 3 11 and moves toward 0 opt . output gain-matched, and stability, we compare this scheme with other conventional ones. The simulation results for the stability factor (K) [5] , the MAG [5] , the NFmin, the normalized noise resistance (R n ), the minimum noise measure (M min ) [1] , and the input VSWR with the input noise-matched and the output gain-matched are given in Table I . In order for the MAG to be meaningful, the amplifier should be unconditionally stable, which means that the K should be larger than 1 and the B 1 should be larger than 0 [5] . In Table I , we omitted B1 because the B1 values of all the schemes which have K > 1 are larger than 0. When K is smaller than 1, the MAG means the maximum stable gain [5] . When the GaAs MESFET is used, the M min of the CF with 5000 feedback resistance is slightly larger than that of the CS and is much better than that of the CS with stabilization resistor at the load (CSRL) at the drain node and is comparable to that of the CS with series L inductor (CSSL) at the source node with an input VSWR of two as shown in Table I (see the parenthesis of CSSL). Also, note that the gain of the CF is much larger than that of other schemes without much sacrifice of Mmin performance. This means that the number of LNA stages required to meet gain specification can be reduced with the CF scheme, which saves the dc-power dissipation while maintaining the comparable noise-measure performance. In addition, it has all the advantages of negative feedback such as stability, wider bandwidth, and insensitivity against parameter variation. The slight increase of NFmin of the CF is due to the added noise from the CG FET and the feedback resistance. In order to reduce the added noise, we have to make the gain of CS FET and the feedback resistance larger. Thus, this scheme becomes more suitable when n-p-n BJT is used as an active device because of the large transconductance. When npn BJT is used, the M min performance of CF is almost the same as that of the common-emitter (CE), as shown in Table I . This is due to the large transconductance of BJT and larger feedback resistance needed for matching. In addition, both 0 opt and G max points are very close to the 50-point as well as the simultaneous noise and input power matching, as shown in Fig. 4 . Thus, the CF scheme is very useful for LNA design using the npn BJT device at L-band.
IV. TEST RESULT
In order to see the feasibility of our approach, a 1.57-GHz singlestage monolithic LNA for a Global Positioning System (GPS) receiver application has been designed and fabricated with GEC Marconi 0.5-m GaAs MESFET technology. The measured versus simulated performances of the noise figure, the gain, and the input/output return loss are shown in Figs. [5] [6] [7] . It has demonstrated 2-dB noise figure with 17-dB gain and input/output return loss greater than 14-18 dB. The measured response agrees well with the simulated performance, which experimentally verifies our approach.
V. CONCLUSION
A new simultaneous impedance-matching technique of 0 opt and G max in the design of monolithic LNA's using cascode and resistiveshunt feedback has been developed. In order to check the feasibility of our approach, a 1.57-GHz single-stage monolithic microwave integrated circuit (MMIC) LNA has been fabricated. The measured response agrees well with the simulated performance. Extensive computer simulation shows that when silicon n-p-n BJT is used, this scheme enables us to make both 0 opt and G max points near to 50 , in addition to the simultaneous noise and input power matching.
